


Video Power Supply Wiring Diagram (036097-01 A)



Regulator/Audio II PCB Schematic (035435-02 D)

Regulator/Audio PCB

The Regulator/Audio II PCB has the dual functions of regulating the +5 VDC logic power to the game PCB and amplifying the audio from the game PCB.

Regulator Circuit

The regulator consists of voltage regulator Q1, current source power transistor Q3 and Q2's bias transistor Q2. The regulator accurately regulates the logic power input to the game PCB by monitoring the voltage through high-impedance inputs +SENSE and -SENSE. The inputs are directly from the +5 VDC and ground inputs to the game PCB. Therefore, the regulator regulates the voltage on the game PCB. This eliminates a reduced voltage due to IR buildup on the wire harness between the regulator and the game PCB. Variable resistor R8 is adjusted for the +5 VDC on the game PCB. Once adjusted, the voltage at the input of the game PCB will remain constant at this voltage.


Regulator Adjustment

1. Connect a voltmeter between +5 V and GND test points of the game PCB.
2. Adjust variable resistor R8 on the Regulator/Audio II PCB for +5 VDC reading on the voltmeter.
3. Connect a voltmeter between +5 V REG and GND on the Regulator/Audio II PCB. Voltage reading must not be greater than +5.5 VDC. If greater, try cleaning edge connectors on both the game PCBs and the Regulator/Audio II PCB.
4. If cleaning PCB edge connectors doesn't decrease voltage difference, connect minus lead of voltmeter to GND test point of Regulator/Audio II PCB and plus lead to GND test point of game PCB. Note the voltage.

Now connect minus lead of voltmeter to +5 REG test point on Regulator/Audio II PCB and plus lead to +5 V test point on game PCB. From this you can see which harness circuit is dropping the voltage. Troubleshoot the appropriate harness wire or harness connector.

Audio Circuit

The audio circuit contains two independent audio amplifiers. Each amplifier consists of a TDA2002AV amplifier with a gain of ten.



Warlords Cocktail Wiring Diagram (037046-01 A)



Drawing Package Supplement

to

**Cocktail  
WARLORDS™**

Operation, Maintenance, and Service Manual


Contents of this Drawing Package

Game Coin Door and Power Supply Wiring Diagram  
Microprocessor, Sync Generator and Power Inputs  
Playfield Address Selector, Playfield Memory and  
Playfield Code Multiplexer  
Switch Inputs, Coin Inputs, Video Outputs, Audio Outputs and  
Signature Analysis Procedure


Sheet 1, Side A  
Sheet 1, Side B

Sheet 2, Side A


Sheet 2, Side B



Double Coin Acceptor/Mount Assembly (036597-01 A)



### Sync Generator Circuitry



[ ] Denotes a signature




Sheet 1, Side B

**WARLORDS™**

Sync Generator  
MPU  
Address Decoder  
RAM  
ROM  
Power Input


Section of 036434-01 B

### Power Input Circuitry



[ ] Denotes a test point

### Microprocessor





[ ] Denotes a test point


To Sheet 2, Side B

### RAM Circuitry







The MPU uses RAM memory to temporarily store information which it will later recall. The MPU is capable of writing (putting data into) the RAM and then later reading (pulling data out of) the RAM, via address bus AB0-AB9 and bidirectional data bus DB0-DB7.



### Address Decoder



MEMORY MAP	
HEXADECIMAL ADDRESS	R/W DATA D7 D8 D5 D4 D2 D1 D0 FUNCTION
0000-03FF	D D D D D D D D Program RAM
0400-07FF	D D D D D D D D Playfield RAM
0700-07CF	D D D D D D D D Object Code
07D0-07DF	D D D D D D D D Vert. Position
07E0-07EF	D D D D D D D D Horiz. Position
0800	R D D D D D D D 1 Player Coin
	R D D D D D D D 24 Player Coin
	R D D D D D D D High-Score Music
	R D D D D D D D German/Spanish Language
	R D D D D D D D English/Spanish Language
0801	R D D D D D D D No. of Coins Per Credit
	R D D D D D D D Right Coin Mech
	R D D D D D D D Left Coin Mech
	R D D D D D D D Bonus Coin Adder
0000	R D D D D D D D Upright/Cocktail
	R D D D D D D D VBLANK
	R D D D D D D D Self-Test Switch
	R D D D D D D D Diag. Step Switch
0C01	R D D D D D D D Left Coin Switch
	R D D D D D D D Center Coin Switch
	R D D D D D D D Right Coin Switch
	R D D D D D D D Stem Switch
	R D D D D D D D Player Start (PS4)
	R D D D D D D D Player Start (PS2)
	R D D D D D D D Player Start (PS3)
1000-100F	D D D D D D D D Custom Audio Chip
1800	W D D Right Coin Counter
1C00	W D D Center Coin Counter
1C01	W D D Left Coin Counter
1C02	W D D LED 1
1C03	W D D LED 2
1C04	W D D LED 3
1C05	W D D LED 4
4000	W D Watchdog
5000-7FFF	R D D D D D D D Program ROM




Sheet 2, Side A

## WARLORDS™


Playfield Address Selector  
Playfield Memory  
Playfield Multiplexer  
Picture Data ROM Circuitry  
Motion Object Circuitry

Section of 036434-01 B




The Motion Object Circuitry (vertical) receives playfield data and vertical inputs from the sync generator circuitry to generate the vertical component of the motion object video. PFD8-15 from the playfield memory and 1V-128V from the sync generator are compared at E5 and F5. The output is gated by C5 when a motion object is on one of the eight vertical lines and is latched by D5 to AND gate C7. A low on C7 pin 6 indicates the presence of a motion object on one of the vertical lines during non-active video time. This signal (MATCH) enables the multiplexers in the picture data circuitry.


When 256H on pin 1 of C6 goes high, the sync generator inputs (1V, 2V and 4V) are selected. When 256H goes low, the latched output of D5 is selected. The output of C6 is EX-OR'd with 0FFH and this is fed to the motion object selector circuitry as motion graphic address (MGA0-MGA2). The other input to EX-OR gate D7 is PIC7 from the playfield code multiplexer circuitry. PIC7 when high causes the output of D7 to be complimented. If MGA0 is high, MGA1 is low and MGA2 is high, a high at PIC7 causes MGA1 to be high and MGA2 to be low. This causes the motion object video to be inverted top to bottom.



## Coin and Player Input Circuitry



## Option Input Circuitry



Sheet 2, Side B

## WARLORDS™


**Coin and Player Input Circuitry**  
**Pot Reading and Audio Circuitry**  
**Option Input Circuitry**  
**Coin Counter Output Circuitry**  
**Signature Analysis Procedure**

Section of 036434-01 B

## Video Output


The color PROM circuitry receives playfield (AREA0-AREA1) and motion object (GRAY-GRAY2) information and assigns a color or shade of gray (if using a black and white monitor) before it is sent on to the video monitor for display.

12BV and 12BH from the sync generator circuit determine in which corner of the monitor the active video is displayed. If 12BV is high and 12BH is low, the video is in the lower left corner of the monitor.




## Signature Analysis Procedure

- 1) Remove the following:
  - The electrical power from the Warlords™ game.
  - The game PCB from the cabinet. Attach extender cables between the PCB and the game wiring diagram.
  - The MPU chip at location C2 from the game PCB. Using a thin piece of wire (20 AWG), jumper pin 37 to pin 38 on the MPU socket.
- 2) Connect the following:
  - The CAT™ Box flat cable to the Warlords™ PCB flat edge connector.
  - The three E-Z clip cables (supplied with the CAT™ Box) to the SIGNATURE ANALYSIS CONTROL START, STOP and CLOCK BNC jacks on the CAT™ Box.
  - The black E-Z clip on the three cables to a ground lug on the PCB.
  - The red E-Z clip on the START and STOP cables to the PCB at L6 pin 2.
- 3) The red E-Z clip on the clock cable will be moved from 4H to 6MHz and back throughout the actual signature analysis. The clock signal and slope for each signature is located on the schematic sheet above the signal. Note the example below:



## Pot Reading and Audio Circuit

The pot reading and audio output circuit receives a voltage from the control panel pots and sends it to the MPU via the custom chip for placement of the "shields" on the monitor. It also generates all the sounds in the Warlords™ game. When P7 of the pot select circuit goes low, an internal counter in the custom audio chip B34 begins counting. Also the base of Q7 goes high and Q7 conducts, discharging the voltage across C44. When DB0 goes high, Q4 is then cut off and C44 starts to build up current to constant current source Q1. When the voltage on C44 is equal to the bias voltage, the transistor associated with the individual pot input chip goes state disabling the counter inside the custom audio chip B34. The MPU then reads the count for each pot input via D0-D3, and moves the "shield" to the spot on the playfield corresponding to that count.



## 4) Position the CAT™ Box switches as follows:

### SIGNATURE ANALYSIS CONTROL

START:

STOP:

CLOCK:

### READY/WRITE CONTROL

BYTES: 1024

DBUS: ADDR

ERROR DATA DISPLAY: GAME

R/W: WRITE

R/W MODE: OFF

### TESTER CONTROL

TESTER MODE: RW

TESTER SELF TEST: OFF

In order to obtain reliable signatures from the Warlords™ PCB, the Playboy RAM must be addressed and a specific pattern "written" into the memory.

5) Apply power to the Warlords™ game. Turn the CAT™ Box ON/OFF switch to ON.

6) On the ADDRESS/SIGNATURE keypad enter 0400.

7) Toggle the R/W MODE switch to momentary SINGLE.

8) Set the TESTER CONTROL, TESTER MODE switch to SG.


If the signature to be taken is connected to the 6MHz clock (P4 pin 14), the ADDRESS/SIGNATURE will indicate OCS.

If the signature to be taken is connected to the 4H clock (P4 pin 11), the ADDRESS/SIGNATURE will indicate CSC.

If the ADDRESS/SIGNATURE display is incorrect, press TESTER RESET. If the display is still incorrect, return to step 2 and check the Cat™ Box connections to the game PCB.

9) Connect the data probe supplied with the CAT™ Box to the DATA PROBE, DATA BNC. The data probe has a black alligator clip attached to it. Connect this alligator clip to a ground lug on the PCB.

The Warlords™ game PCB is now set up to provide proper signatures.



## Coin Counter Output Circuitry

This circuit consists of coin counter drivers Q3, Q4, Q5 and Q6 and data latch U3. The circuit is addressed by the MPU on AB0-AB2 and written by the MPU on data line DB7. When the input to a driver is clocked high, its collector goes low grounding the return of the coin counter in the coin door.