


CLOCK




The basic frequency of the sync generator is a 12.096 MHz clock, generated by crystal Y1. The output of the oscillator, viewed with an oscilloscope, is a signal with a period of 83 nanoseconds.

The oscillator frequency is divided down by binary counters R4, R5, and R6. These provide various horizontal synchronization frequencies (1H thru 256H). The final output of the horizontal counting chain is 256H. This signal is, in effect, a division of the oscillator frequency by 768, or 15.750 Hz. The period of 256H is about 63.5 microseconds. The 256H signal, as well as other horizontal signals, are used to generate H BLANK and H SYNC timing pulses.


The 256H signal is used to generate vertical sync signals 1V thru 128V. The 128V signal is, in effect, a division of the 256H frequency by 262. This results in the final output from the counters of 60 Hz (16.6 milliseconds). The various vertical sync signals address sync PROM L4 whose data is latched at the output of L5.

The end result of the horizontal and vertical timing waveform is to synchronize the TV monitor display. This display consists of 262 horizontal lines per frame; only 240 lines are visible, since the last 22 lines occur during vertical blanking. Each line is equivalent to 768 clock pulses. Each frame is repeated 60 times per second, providing the necessary frequency of display refresh for a stable, nonflickering display.

HORIZONTAL SYNC




VERTICAL SYNC




MICROPROCESSOR


WATCHDOG & POWER RESET



ENDSCREEN



INTERRUPT REQUEST



The microprocessor controls all circuits on the game PCB, excluding the Sync Circuit and Watchdog and Power Reset Circuit. The Sync Circuit provides 4H (750 KHz) for the Φ 0 clock input to the microprocessor.


The Watchdog and Power Reset Circuit forces the microprocessor into its initialization sequence during initial power-up, or if the program strays from its normal sequence. When power is initially applied to the PCB, capacitor C13 and resistor R9 form a time constant that forces RESET low until the +5 VDC logic power becomes stable.

During normal operation, the microprocessor outputs address 5000 (hexadecimal) that is decoded by the address decoder for the WATCHDOG signal. This signal is received at the pin 13 input of B5. This signal input causes pins 2 and 3 of counter A4 to go high which resets the counter to a zero count output. If the WATCHDOG pulse is not received before the counter reaches the count of eight, RESET goes low, causing the microprocessor to jump to its initialization sequence.

Flip-flop A8 provides an interrupt request (IRQ) input to the microprocessor. The IRQ is a timing signal used by the microprocessor so it knows when to look for coins, when to write to the LED latches, and when to display motion objects.

Address bus ABUS0 thru ABUS11 is selected from either address lines AB0 thru AB11 from the microprocessor, or from various horizontal and vertical sync signals. This arrangement makes it possible for the microprocessor to write data into or read data out of the RAM when B#2 is high. When B#2 is low, data is read out of the RAM by the alphanumeric generator.

ADDRESS DECODER



The address decoder receives addresses from the microprocessor, decodes the addresses, and turns on the required circuitry for carrying out the instruction for that address. The address map, to the right of this text, is for the 4-Player Football game. This map provides the necessary information for operating the circuit with the Atari Automatic ROM/RAM Tester. Before connecting the Tester, do the following:


1. Remove the microprocessor.
2. Short pin 37 to 39 of microprocessor socket C2/3.
3. Ground pin 9 of edge-conductor J19.

The ones and zeros in the ADDRESS column of the address map indicate the address necessary for information to be passed to and from the microprocessor. A 0 indicates that the address line is low, and a 1 indicates the line is high. Blank spaces indicate that it doesn't matter whether the address line is low or high. An A indicates that the address line is used as part of the functional address for that particular peripheral access. In the DATA column, a D indicates that the data line is used to transfer information.


ADDRESS	DATA	FUNCTION
0000-01FF	XXXXXXXXXXXXXXXXXXXX	WORKING RAM
0200-03FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
0400-05FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
0600-07FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
0800-09FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
0A00-0BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
0C00-0DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
0E00-0FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
1000-11FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
1200-13FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
1400-15FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
1600-17FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
1800-19FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
1A00-1BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
1C00-1DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
1E00-1FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
2000-21FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
2200-23FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
2400-25FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
2600-27FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
2800-29FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
2A00-2BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
2C00-2DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
2E00-2FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
3000-31FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
3200-33FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
3400-35FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
3600-37FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
3800-39FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
3A00-3BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
3C00-3DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
3E00-3FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
4000-41FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
4200-43FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
4400-45FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
4600-47FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
4800-49FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
4A00-4BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
4C00-4DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
4E00-4FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
5000-51FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
5200-53FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
5400-55FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
5600-57FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
5800-59FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
5A00-5BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
5C00-5DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
5E00-5FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
6000-61FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
6200-63FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
6400-65FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
6600-67FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
6800-69FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
6A00-6BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
6C00-6DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
6E00-6FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
7000-71FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
7200-73FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
7400-75FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
7600-77FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
7800-79FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
7A00-7BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
7C00-7DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
7E00-7FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
8000-81FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
8200-83FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
8400-85FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
8600-87FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
8800-89FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
8A00-8BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
8C00-8DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
8E00-8FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
9000-91FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
9200-93FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
9400-95FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
9600-97FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
9800-99FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
9A00-9BFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
9C00-9DFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
9E00-9FFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
A000-A1FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
A200-A3FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
A400-A5FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
A600-A7FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
A800-A9FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
AA00-ABFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
AC00-ADFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
AE00-AFFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
B000-B1FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
B200-B3FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
B400-B5FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
B600-B7FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
B800-B9FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
BA00-BBFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
BC00-BDFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
BE00-BFFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
C000-C1FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
C200-C3FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
C400-C5FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
C600-C7FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
C800-C9FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
CA00-CBFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
CC00-CDFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
CE00-CFFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
D000-D1FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
D200-D3FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
D400-D5FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
D600-D7FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
D800-D9FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
DA00-DBFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
DC00-DDFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
DE00-DEFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
E000-E1FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
E200-E3FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
E400-E5FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
E600-E7FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
E800-E9FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
EA00-EBFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
EC00-EDFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
EE00-EFFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
F000-F1FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
F200-F3FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
F400-F5FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
F600-F7FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
F800-F9FF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
FA00-FBFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
FC00-FDFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION
FE00-FFFF	XXXXXXXXXXXXXXXXXXXX	MOTION RAM ORGANIZATION

RANDOM-ACCESS MEMORY

The RAM is shared by the microprocessor and the alphanumeric generator. When B#2 is high, the RAM is addressed by the microprocessor. When low, it is addressed by various horizontal and vertical sync signals. This process is called direct memory access, or cycle sharing.






POWER INPUT



PROGRAM MEMORY

Your 4-Player Football game PCB may contain one of several possible program memory chips sets. The -01 version of the PCB contain 16 PROMs for the memory.

The -02 version contains 4 ROM chips for the memory. A third possibility would be a mixture of ROMs and PROMs. For information regarding which ROMs are equivalent to which PROMs, see the Illustrated Parts Catalog chapter of the game manual.







**4-PLAYER FOOTBALL
MICROCOMPUTER, CLOCK,
SYNC AND MEMORY
034754-xx A**




A Warner Communications Company
© 1979 Atari, Inc.

VIDEO GENERATOR

The address decoder outputs the scrollfield write enable signal SFWR, and the microprocessor selects the appropriate RAM pair with address lines ABUS0 and ABUS5.






The sequence for reading the SELECT1, SELECT2, SLAM, 2/4PLAYER, and option switches is as follows:

- LD1 and LD2 are latched low at the output of H9 on the rising edge of OUT1.
- IN2 from the address decoder enables input ports L9 and K10.
- The microprocessor reads the switches on data lines D0 to D7 through counters M9, N9, H10 and J10.

The Trak Balls are read by the microprocessor through input ports L9, L10, K10 and K11. Ports L9 and K10 are enabled by IN2 from the address decoder, and L10 and K11 are enabled by IN0. When LD1 and LD2 are both high, the microprocessor reads the rate of turn for the Trak Balls connected to J11 and M10, or connected to J10 and M9. When LD1 is low and LD2 is high, the microprocessor reads the rate of turn for the Trak Balls connected to the input of counters H11 and N10, or H10 and N9. When LD1 and LD2 are both low, the microprocessor reads the direction of the "right hand" Trak Balls on data lines D4-D7, and the "left hand" Trak Balls on data lines D0-D3.




The audio generator generates the crowd, hit, and whistle sounds. The crowd sound is generated from random noise from A9 and B9. The volume of the crowd sound is controlled the AUD0 thru AUD3 data latched at the output of H9. Hit is enabled by the HIT data latched at the output of H9. A "hit" occurs when the ball is caught or kicked.)

Whistle is enabled by WHISTLEN data from the output of latch H9. The audio output to the Regulator/Audio PCB is out of phase at the J19 connector, pins 8 and 9. Therefore, the audio section of the Regulator/Audio PCB acts as a push-pull amplifier. The amplifier is enabled when ATTRACT, from latch F9, is high.

The LEDs on the top of the 4-Player Football game are connected in a matrix. The anodes are strobed by vertical sync. The cathodes are controlled by latched data from the microcomputer. The LEDC1 signal is generated by the IRQ counter at the IRQ input of the microprocessor. Since the microprocessor knows when each LED anode driver is being strobed at any given time, all the microprocessor needs to do to light an LED is latch the appropriate data line by outputting the address for the OUT3 enabling signal from the address decoder. When the latched data line is high, the appropriate LED is lighted. Team 1 LEDs, excluding their kick LED, are connected to anode B. All Team 2 LEDs, excluding their kick LED, are connected to anode D. The kick LEDs of both Team 1 and Team 2 are connected to anode C.

Coin and self-test switch inputs are connected to +5 VDC through pullup resistors. When a switch is closed, that input is pulled to ground. The switch is read by the microprocessor when switch input port K9 is enabled by INT from the address decoder.



denotes a test point

4-PLAYER FOOTBALL SWITCH INPUTS, COIN COUNTER AND LED OUTPUTS 034754-xx A



A Warner Communications Company © 1979 Atari, Inc.